

Pixel Detector Upgrade Progress

Belle Pixel Group
Monday Meeting Update
20 Mar 06


*G. Varner¹, H. Aihara², M. Barbero¹, A. Bozek⁴, T. Browder¹, P. Chang⁷, M. Hazumi³, W. Hou⁷,
J. Kennedy¹, E. Martin¹, J. Mueller⁶, S. Olsen¹, H. Palka⁴, M. Rosen¹, L. Ruckman¹, S. Stanič⁵,
K. Trabelsi³, T. Tsuboyama³, K. Uchida¹, K. Ueno⁷ and M. Wang⁷

¹University of Hawaii, ²University of Tokyo,

³High Energy Accelerator Research Organization (KEK),


⁴H. Niewondiczanski Institute of Nuclear Physics, ⁵Nova Gorica Polytechnic,

⁶University of Pittsburg, ⁷National Taiwan University





Today's Agenda



- Current Pixel Prototype (CAP3) Results
 - Problems, limitations and lessons learned
- Plans for next CAP detector steps
 - Prototype design concepts and schedule
- PID Upgrade Readout
 - 2x New ASIC prototypes in fabrication




Pixel Upgrade Roadmap




Continuous Acquisition Pixel (CAP)



Correlated Double Sampling (CDS)




Frame 1 - Frame 2 =





8ms integration shown

- Leakage current Correction





~fA leakage current (typ)
~18fA for hottest pixel shown

Hit candidate!



Cont. Acq. Pixels (CAP) 1 Prototype


CAP1: simple 3-transistor cell



Pixel size:


22.5 μm x 22.5 μm

CAPs sample tested: all detectors (>15) function.




Column Ctrl Logic

1.8 mm




NIM A541:166-171 (2005)



Gary S. Varner, Belle Pixel Detector Development Upgrade – 20-MAR-06

CAP2 – Pipelined operation





3-transistor cell


8 deep mini-pipeline in each cell

$132 \times 48 = 6336$ channels 50688 samples

10 μ s frame acquisition speed achieved!



Pixel size 22.5 μ m x 22.5 μ m





CAP3 – Test Scaling Up (x20)

120Kpixel sensor (128x928 pix)

TSMC 0.25 μ m Process


5-deep double pipeline





36 transistors/pixel

5 sets CDS pairs

5 metal layers




CAP3 – full-sized!





928 x 128 pixels = 118,784

~4.3M transistors


>93% active without active edge processing



CAP3: Full-size Detector




of Detector / layer ~ 32




Sounds great, so on to testing...


→ Struggled for a long time with finding Operating point



CAP₂





CAP₃




Test Set-up at Fermilab

- Tom Zimmerman (ASIC Engineer) visited Hawaii for a couple days in January [ILC]




CAP3 Problems (I)


- Basic storage scheme used in STRAW, LAB1 ASICs, but..
 - Limited dynamic range



Many channels in saturation




- Poor choice of reset transistor control (shouldn't use VDD)




CAP3 Problems (II)

- Settling time on long bus lines too long ($\sim 1\mu\text{s}$, while $\ll 100\text{ns}$ needed)





- Large drive strength needed for fast, unbuffered signals (Select o “So” $\sim 750\text{pF}$!!)



More Fundamental: data flow

CAP3: 10 μ s frame rate (experienced with CAP2)
Super-Belle: 10kHz L1 Trigger rate




PIXRO1(1): Output Amplif.

Basic Concept


1 CAP \longleftrightarrow 1 PIXRO1

SiGe 0.5 μ m process from IBM


First version of PIXRO chip:
(relative) simplicity



Amplifier: Diff \rightarrow Single Ended (fr2-fr1)



design: Chenyan Song (UH)





PIXRO1(2): S&H and 16:1 MUX

Basic Concept

SiGe 0.5 μ m process from IBM


NPN switches & SF for high speed

From PIXRO1
Amplif




Simul, single switch: 0.15ns settling (1V swing)

design: Qianyi Yang (UH)




Problems (III)

- In Belle Note # 772 Presented 4x readout schemes
- Pixel Readout #1 (PIXRO1)
 - Extensive design and simulation (3x Masters'/PhD EE students) indicated basic scheme could not be made to work in a process we can afford
 - IBM bi-CMOS (SiGe process) has NPN transistors $> 60\text{GHz}$ f_{tog} HOWEVER, PNP is slow \rightarrow not possible to push-pull
 - Useable operating range is very small; difficult to control offsets
 - High speed analog link good for RF, not discrete level signals
 - Settling time, cross-talk and DC drift problems
- TSMC 0.25um process (8um Epi) \rightarrow AMS 0.35um OPTO process (thick epi)




Next Directions

- CAP₄
 - Modify storage/output scheme
 - Time-encoded readout (no direct analog)
 - In-pixel CDS
 - Lessons learned in layout
 - Match North-South/East-West transistor orientation
 - Adjustable reset transistor VDD
- CAP₅
 - Radically different architecture: smaller pixels, binary readout
 - More in the spirit of original CAP concept – continuous readout (no trigger rate limitation)




Charge Spread in CAPS




(MPV of landau fit)

Hyp: charge entirely collected in 3X3 pixel array.





- **50%** of the charge is in the peak pixel.
- **90%** in the 4 largest.



Hit resolution vs. SNR MC


Toy MC:

- 1) Generate random impact parameter
- 2) Landau fluctuation of signal
- 3) Charge diffusion (thermal)
- 4) Add noise (16e-/30e- system)
- 5) CoG of hit calculation



Good hit resolution even at low SNR


**Note binary limit:
 $22.5\mu\text{m}/\text{sqrt}(12) \sim 6.5\mu\text{m}$**




PVD

CAP5


- Binary Readout ($11.25\mu\text{m}/\text{SQRT}(12) \sim 3.25\mu\text{m}$)
- 100ns sample steps – values shifted out left/right



- Use temporal coincidence and match with trigger to reconstruct position and reject out of time hits




At trigger latency time, $A \& B = 1 @ X[j]$



Occupancy Scaling – CAP5


- Work from following assumptions:
 - Super-B (conservative) **x50** background increase
 - Assume 10% Layer 1 occupancy as “current”
 - Strip area (L1) = 85mm x 50 μ m = 4.25M μ m²
 - CAP5 Pixel spatial reduction:
 - Pixel area = 11.25 μ m x 11.25 μ m = 126 μ m²
 - Reduction factor ~ 33,700
 - Low E γ , reduced cross-section (~3% active thickness)
 - Pixel temporal reduction:
 - 1.0 μ s SVD vs. 100ns
 - Reduction factor ~ 3 (consider 3 samples needed)
 - Grand total:
 - 10% * 50 * 33,700⁻¹ * 3⁻¹
 - Can expect ~ 0.005% occupancy



Event size – CAP5

- Conservatively take 0.01% as Occupancy

R = 1cm case




~1.55M channels/detector

2 layers * 20 HL = 62M pixels


6.2k Pixels
Hit/event

- 1 bit/pixel
- **However**, need ~26 bits of address info
- 4 Bytes/pixel → 24.8kB/event
- No need for track matching





CAP5 readout

- Output bits can be multiplexed onto LVDS lines
- Natural zero-suppression with trigger matching
 - No “long lines” to drive fast, yet fine time segmentation
 - No complex buffer matching, $\gg 10\text{kHz}$ L1 possible
- Coinciding pipeline implemented in a standard FPGA \rightarrow slow LVDS or Multiplexed (many detectors) Fiber link to FINESSE/COPPER system



SuperB Barrel PID Upgrade



Photon detector

~5mm pos. resolution: 40 Ch/counter

*200 counters = 1440 channels


Multi-hit (hidden cost) >1440 channels

~few mm x few mm: few kCh/counter


*~100 counters: few 100k channels

~1mm pos. resolution: 200 Ch/counter

*180 counters = 36,000 channels




2-2002
8632A1




PVD

How to Read Out ?

- 10's – 100's k channels
- Fine time (25ps?) resolution
 - TOF for pf-RICH, f-DIRC
- Pile up – high rate
- Highly integrated



e.g. f-DIRC Upgrade



PID Upgrade Readout

ASIC Concept 1: Continuous Hit logging

- Based on waveform sampling technology
- No high-power comparators (on detector)
- Almost no overdrive required (low power)
- 4x interleave buffering → deadtimeless
- Digitize **immediately** “high” threshold:
 $4\text{GSa/s} \rightarrow 1/\text{SQRT}(12) \sim 70\text{ps}$
- Record “low” threshold simultaneously
→ improve to $\sim 50\text{ps}$ (SQRT(2))?
- Also measure Time-Over-Threshold (Q)
→ provide pile-up rejection in 50ns window
- Pipeline on FINESSE or detector?







Photo-detector ReadOut (PRO1)





PRO1 Die floorplan: 4 (H)APD channels
4 x 256 samples
In a 2.5mm x 2.5mm die

PRO1 version submitted in February
TSMC 0.25um





SPICE Simulation of PROMPT Response



PID Upgrade Readout


























ASIC Concept 2: Deep, fast analog pipeline


- Based on waveform sampling technology
- Take LAB3 architecture (260 deep) and extend to 65k samples
- Overkill for single p.e. device?
- High-speed parallel digitization/readout
→ extra depth to allow continuation of sampling while reading out (effectively pipelined)
- ADC precision adjustable
- Extract hits/zero suppression needed up-front



Buffered LABRADOR (BLAB1)

[3/14/2006 8:11:11 AM] L-Edit V11.12 File Name: BLAB1.tdb Cell: BLAB1_fab_cell Scale: 48.4923

 Active	 Metal2	 Resistor ID
 SB	 Via3	 Thick Active
 Poly Contact	 N Well	 P Select
 Via1	 Metal3	 Icon/Outline
 Metal5	 Via4	 N Select
 Metall	 SubCkt ID	 Label
 Via2	 Pad Comment	 CAP_TOP_METAL
 Metal4	 Poly	 Overglass
 Active Contact		



16 μ s storage at 4GSa/s

32 parallel Wilkinson outputs to companion FPGA

16-bit precision, oversampling possible (storage kTC limited)


ASIC submitted last Monday

BLAB1 Die floorplan: 1 (H)APD channel
In a 3.3mm x 2.9mm die
TSMC 0.25um





Summary

- CAP Architectural Development
 - Learning what is possible in MAPS
 - Next test ASIC submission (CAP4/5) April 17th
 - Possibility to reduce data flow and use commercial FPGA for readout stream
- Precision timing PID Readout
 - New ASIC developments (new chips in summer)
 - High-density, low-power, fine time resolution
 - Readout/incorporation into FINESSE/COPPER system straightforward




Back-up slides




Why bother with a Pixel Detector?

- Occupancy
 - Current SVD simply won't work @ higher Luminosity (instigating progress)
- Improved vertexing (already a Super-B Factory)
 - e.g. better continuum suppression → improve background systematics limited analyses
- Be competitive (aggressive)
 - To remain viable, continue to look for ways to **exploit** B-factory benefits




Candidate: Monolithic Active Pixel Sensor

Current DSSD




Because of large Capacitance, need Thick DSSDs -- APS can be VERY Thin

MAPS



Key Features

- Thermal charge collection (**no HV**)
- **Thin** - reduced multiple-scattering, γ conversion, background γ target
- **NO bump bonding** – fine pitch possible (8000x geometrical reduction)
- **Standard CMOS process** - “System on Chip” possible



Hits! alignment proof

