

# Belle Monolithic Thin Pixel Upgrade – Testing Update

Gary S. Varner, Marlon Barbero and Fang Fang  
On Behalf of the Monolithic Pixel Gang  
Belle General Meeting  
March 2004



# Motivation

- Upgrade Advocacy (March 1997 Varner & Sahu)
  - Simplistic evaluation of the raw contributions to vertexing
  - Argued for improvement
- Now update with experience of excellent KEKB performance
  - Occupancy
    - \* At 20x background, even with segmentation (“striplet” option) and shorter shaping/pipelined readout – a concern
  - Improvement
    - Have been discussing in context of a x2 improvement, striplet option is probably a draw
    - One of the few areas in which the detector can be improved to exploit Super B statistics

Belle Note  
# 226




# Momentum Toward APS upgrade

- Globally, there has been much Active Pixel Sensor progress recently:
  - LEPSI/TESLA(MIMOSA) & LBNL/STAR prototypes
    - Hawaii has evaluated STAR prototype
    - RAL (APV25) also getting into the act
  - Hawaii has fabricated 2 B-factory prototypes (CAP1,CAP2)
    - Will explain more about/first test data today
  - Beam test of Belle pixel prototypes in the next few months
  - There has been R&D into using hybrid pixels
    - Choice for LHC
    - Simulation results show limited benefit – too thick, too large
  - In the spirit of “adiabatic” improvements, we may not have to wait for a “Super B shutdown”, can replace SVD inner layer with pixels
    - Comparatively low cost, most hard work done by industry




# Basic Technology: Standard CMOS

## CMOS Camera



Because of large Capacitance, need Thick DSSDs  
 -- APS can be VERY Thin

## Particle Detector



## Standard CMOS:



- Low Power
- Excellent Transistors
- Tight Process Control
- Excellent Uniformity
- High volume, low cost
- Large ADC, DSP base

## Key Features:

- q collection via thermal diffusion (no HV)
- **NO bump bonding**
- “System on Chip” possible

# Promising Results Reported

## CMOS MAPS particle tracking performance (20 $\mu\text{m}$ pitch)



W. Dulinski [LEPSI]  
MIMOSA4

ENC  $\sim 10$  electrons:  $S/N > 30$   
Efficiency ( $5\sigma$  seed cut):  $\epsilon_{\text{MIP}} > 99\%$   
Spatial resolution:  $\sigma = 1.4 \mu\text{m}$


Demonstrated on several devices in various submicron CMOS processes:

AMS 0.6  $\mu\text{m}$ , 14  $\mu\text{m}$  epi  
Alcatel 0.35  $\mu\text{m}$ , 4  $\mu\text{m}$  api  
AMS 0.35  $\mu\text{m}$ , no(!) epi  
...  
TSMC 0.25  $\mu\text{m}$ , 8  $\mu\text{m}$  epi  
(LBL team)

+UH,  
RAL




# Other Experiments Considering



## STAR µvertex detector

1. First upgrade (x4 present luminosity, 2006):  
10 – 20 ms readout (integration) time
2. Second upgrade (x40 present luminosity, 2008):  
2 – 5 ms readout (integration) time

Super-Belle: 10µs ?



## TESLA Vertex Detector\*

1. Outer layers readout time: 100 -200 µs
2. Innermost layer readout time: 25 -50 µs


\*NLC/JLC:  $t \sim 10$  ms



# Continuous Acquisition Pixel (CAP)

- Conceptually Simple


- Analog reset, take sample frame and then difference
- Continuous “Correlated Double Sampling”
- Row-wise analog shift out as fast as possible:
  - Consider  $22.5\mu\text{m}$  square pixels
  - A few  $\mu\text{m}$  resolution possible for good SNR
  - Readout speed limited by analog settling




Standard APS pixel




Pixel Array: Column select – ganged row read




# CAP CDS



Frame 1 - Frame 2 =




- Leakage current Correction




Naturally Masks "hot" pixels



**Hit candidate!**



# CAP1 Prototype



• TSMC 0.35 $\mu\text{m}$  Process

• High speed framing:


• Target 10 $\mu\text{s}$  latency

Submitted Oct. '03  
Received early '04


“slow” readout resolution  $\sim 2\mu\text{m}$   
At higher readout speeds?




# Prototype Test Bench




# Cosmic Sampling Cycle




# CAP CDS



Frame 1 - Frame 2 =



- Leakage current Correction




~fA leakage current (typ)  
~18fA for hottest pixel shown


8ms integration

Can readout/process  
@ 30Hz – 25% livetime

Cosmic muon candidate!




# First Cosmic Event












# Continuing Cosmics



4-MAR-04 Overnight Run  
Trigger = 45 ADC counts  
7 events – much better noise



# SNR Comparison



Signal max.  
~ 560e-

Assuming 50%  
Signal collection ε  
In Max channel

SPICE extraction:	3.22 fF	+/- 0.6fF?	Detector:	14 μm		
Q=	1.60E-19 C/e-	Q=C*V	DSSD ref:	300 μm	24000 e-hole pair/m.l.p.	
V=	4.97E-05 V/e-		Geom SF:	0.046667		
chip transfer: (SPICE)	0.78 Vout/Vin		Signal:	1120 e-	max produced	
Resistive Divider:	1 was 2:1		Collection efficiency	0.5 w.a.q. -- in max channel		
CAPEvF1 amp:	7 gain		Peak signal:	560 e-		
50 ohm series term:	0.5 voltage divide					
CAPEvB1 amp:	0.65 gain					
<b>Net transfer gain:</b>	<b>1.7745</b>					
<b>Sensitivity:</b>	<b>0.088174 mV/e-</b>		<b>Expected SNR:</b>	<b>19.75096</b>		
CAPEvB1 noise:	<b>2.5 ADC lsb noise</b>		<b>Sigma Set:</b>	7		
CAPEvB1 ADC:	1 mV/lb		<b>Threshold:</b>	60		
<b>CAPEvB1 sensitivity:</b>	<b>11.34122 e-/lb</b>		<b>m.l.p exp.</b>	49.37739		
CAPEvB1 floor:	28.35306 e-					



# Critical R&D Items

---

1. Readout Speed
2. Radiation Hardness
3. Thin Detector
4. Full-sized detector



# 1) High Speed Sampling

- CAP1 type architecture difficulties:
  - Significant strain on analog output transfer:
    - $\ll 10\text{ns}$  settling time difficult  
(testing shows can work @ few kHz, but not @ 100 kHz)
  - Data volume reduction
    - Better if can provide true on-detector pipelining
    - Reduce power if constrict data flow to L1/L2 accepted events (100kHz  $\rightarrow$  10kHz or 1kHz):  
40GSa/s  $\rightarrow$  4GSa/s or 400MSa/s


Possible to put a small pipeline in each pixel?




# Octal-pipeline (in $22.5\mu\text{m}^2$ pixel)

Yes!  
Random access, decoupled  
Read/Write

• 0.35 $\mu\text{m}$  Process 8x, more possible



Storage cell



# CAP2 Prototype

Column Ctrl Logic

• TSMC 0.35 $\mu$ m Process

132x48 (22.5 $\mu$ m<sup>2</sup> pixels)

1.8mm

~6k pixels

UH Design

• 8-deep storage



• Target 50 $\mu$ s latency

• Triggered readout

Submitted Nov '03  
Start Testing Soon




# Straw-Man Channel Count



1880 x 356 = 669k channels

2 layers \* 24 HL = 32M pixels

Half-ladders:



1324 x 293 = 388k channels

2 layers \* 20 HL = 15.5M pixels



# Occupancy Scaling


- Work from following assumptions:
  - Super-B canonical x20 background increase
    - Assume 10% Layer 1 occupancy as “current”
    - Strip area (L1) = 85mm x 50 $\mu$ m = 4.25M  $\mu$ m<sup>2</sup>
  - Pixel spatial reduction:
    - Pixel area = 22.5 $\mu$ m x 22.5 $\mu$ m = 506  $\mu$ m<sup>2</sup>
    - Reduction factor ~8400
    - Low E  $\gamma$ , reduced cross-section (~3% active thickness)
  - Pixel temporal loss:
    - 1.0 $\mu$ s SVD vs. 10 $\mu$ s PVD (could be improved)
    - Increase factor ~ 10-20
  - Grand total:
    - 10% \* 20 \* 8400<sup>-1</sup> \* 20
    - Can expect ~ 0.5% occupancy (estimate 3% Striplet case)



# Event size

- Conservatively take 1% as Occupancy

R = 1cm case



1324 x 293 = 388k channels

155k Pixels

2 layers \* 20 HL = 15.5M pixels

- 1 Byte/pixel (8bit ADC) sufficient
- **However**, need ~25 bits of address info
- 4 Bytes/pixel → 620kB/event
- Can reduce with clustering/track matching:

For instance, 1024 L2 trigger sectors → 16 unique tracks  
~10kB/event




## 2) Radiation Damage

---

- As per the literature, the two problems of concern for use in a B-factory:
  - Leakage current increase
  - Charge collection loss (?) (~40%)



# Leakage Current





# Charge Collection Efficiency

$\beta$ - emitter

Landau fit

Co60 F4c2

Entries	946
$\chi^2 / \text{ndf}$	150.6 / 184
Constant	$108.6 \pm 6.254$
MPV	$2.704 \pm 0.06329$
Sigma	$0.7872 \pm 0.03905$




Will Check  
After  
Irradiation



# 3) Thin is In

1. Thinning the substrate to  $50\ \mu\text{m}$  (or less)
2. Low mass (air?) cooling: keeping down the power dissipation ( $\sim 100\ \text{mW}/\text{cm}^2$ )


LBNL old wafer






Starting to play with thin Samples @ UH



# Detector Layout Concept






Significant Design Issues  
But starting



Courtesy of Marc Rosen



# Beam Test Configuration



4x CAP1 beam definition  
4x CAP2 tracking, efficiency

2 GeV  $\pi$  beam



# Critical R&D Items

Belle Note Soon!


- Readout Speed:
  - Have demonstrated basic functionality
    - Crank up sampling/readout speed (CAP2)
    - Upgrade readout based upon lessons learned
- Radiation Hardness:
  - Have brought 3x detectors to Japan for irradiation
    - Quantify leakage current, charge collection loss
    - Short integration time helps!
- Thin Detector:
  - Plan to do a trial thinning @ Stanford CIS (C. Kenney)
    - Preferably on a full-sized detector
- Full-sized detector:
  - Ready to submit in summer, funding?




# Summary

- Excellent Initial Results:
  - On track toward a beam test very soon
    - SNR optimization (~20:1)
    - Leakage current @ large irradiation (during BGM)
  - Much effort yet required:
    - Enormous data volumes/bandwidth requirement
    - Support, stability and cooling of thin detector – without adding significant mass
  - Large data reduction possible – Track matching?
  - Opportunities to participate
- Beam Test:
  - All welcome – please join
  - Based upon results – full-sized detector

No “showstoppers”, prototype qty enough to build PVD1.0



# Back-up slides



# CAP1 Concept

- Automatic CDS – always sampling
  - When receive L1 trigger:
    - \* sift data in sync pipe and provide the difference in value for orbit with trigger and preceding orbit
  - Analog reset
    - If reset once every 100 orbits, 1% “deadtime”
    - $1\mu\text{s}$  “reset” and  $10\mu\text{s}$  to obtain a baseline sample
    - Possibly even less, depending upon dynamic range and background
    - Can build “intelligence” into reset
    - Minimization of leakage current important
    - Relatively simple to fabricate



# Required Transfer Rates

- CAP1 architecture (if  $10\mu\text{s}$  max. latency):

- 15mm radius:

- 67 Gpixels/s

- $\sim 1\text{Gpixel/s/pin}$

- 10mm radius

- 39 Gpixels/s

- $\sim 0.5\text{Gpixel/s/pin}$

Two ways around:  
- Multi-orbit  
- “Tiling”

- CAP2 architecture ( $\geq 100\mu\text{s}$  max. latency):

- 15mm radius:

- 6.7 Gpixels/s

- $\sim 100\text{Mpixel/s/pin}$

- 10mm radius

- 3.9 Gpixels/s

- $\sim 50\text{Mpixel/s/pin}$

Real max. latency  
Set by  $\langle L1/L2 \rangle$  rate




# What's Next





- Short term goals:
  - Multiple detector operation
    - Hardware in hand, a bit of firmware required
  - CAP2 Evaluation
    - Use CAP1 as a trigger (?)
    - Possibility of very fast sampling
  - Software Development
    - Basics in place
    - Interactive event display (online vs. offline)
  - Beamtest box
    - Fine alignment of multiple CAP1/CAP2 for testing
    - Dark box to avoid heavy metal covers
    - Within a month or two could be ready for beam



# Charge Collection Efficiency (2)



# Charge Spread



# SNR Comparison

SPICE extraction:	3.22 fF	+/- 0.6fF?	Detector:	14 $\mu\text{m}$	
Q=	1.60E-19 C/e-	Q=C*V	DSSD ref:	300 $\mu\text{m}$	24000 e-hole pair/m.l.p.
V=	4.97E-05 V/e-		Geom SF:	0.046667	
chip transfer: (SPICE)	0.78	Vout/Vin	Signal:	1120 e-	max produced
Resistive Divider:	1	was 2:1	Collection efficiency	0.5	w.a.g. -- in max channel
CAPevF1 amp:	7	gain	Peak signal:	560 e-	
50 ohm series term:	0.5	voltage divide			
CAPevB1 amp:	0.65	gain			
<b>Net transfer gain:</b>	<b>1.7745</b>				
<b>Sensitivity:</b>	<b>0.088174</b>	mV/e-	<b>Expected SNR:</b>	<b>19.75096</b>	
CAPevB1 noise:	<b>2.5</b>	ADC lsb noise	<b>Sigma Set:</b>	7	
CAPevB1 ADC:	1	mV/lsb	<b>Threshold:</b>	60	
<b>CAPevB1 sensitivity:</b>	<b>11.34122</b>	e-/lsb	<b>m.l.p exp.</b>	49.37739	
CAPevB1 floor:	28.35306	e-			




# Triplet Occupancy Scaling

- Work from following assumptions:
  - Super-B canonical x20 background increase
    - Assume 10% Layer 1 occupancy as “current”
    - Strip area (L1) = 85mm x 50 $\mu$ m = 4.25M  $\mu$ m<sup>2</sup>
  - Triplet spatial reduction:
    - Triplet area = 1300 $\mu$ m x 22.5 $\mu$ m ~ 650k  $\mu$ m<sup>2</sup>
    - Reduction factor ~6.5
  - Triplet temporal improvement:
    - 1.0 $\mu$ s SVD vs. 100ns Triplet PVD
    - Reduction factor ~ 10
  - Grand total:
    - 10% \* 20 \* 6.5<sup>-1</sup> \* 10<sup>-1</sup>
    - Can expect ~ 3% occupancy



# One Operating Mode



# The Bottleneck


- Not trivial, but probably possible to:
  - Sample with adequate SNR
  - Read data off pixel with small enough latency
  - Provide periodic analog resets without incurring deadtime
- However:
  - Not easy to get this torrent to the electronics hut
    - Exploring 2 different fiber optics schemes
    - Custom SiGe mixer/modulator may be a solution
- Looks like can fit everything in one COPPER crate:
  - 1 high-speed fiber/half ladder
  - 1 high-speed fiber/FINESSE
  - Each FINESSE does all CDS/offset calculations
  - CPU does clustering?




# Mechanics

Very preliminary

Mechanical concepts of  Micro vertex upgrade  
using ultra-thin CMOS MAPS \*



Tension concept



Self supporting Venetian blade concept

\* Curtsey to Howard Wieman, LBL, STAR group

