

# **Development of a Monolithic Active Pixel Detector for a Super B Factory - the CAP series**

***Tom Browder (University of Hawaii)***

***On behalf of the Belle Pixel Group***

H. Aihara<sup>5</sup>, M. Barbero<sup>1</sup>, A. Bozek<sup>4</sup>, T. Browder<sup>1</sup>, M. Hazumi<sup>3</sup>, J. Kennedy<sup>1</sup>,  
N. Kent<sup>1</sup>, S. Olsen<sup>1</sup>, H. Palka<sup>4</sup>, M. Rosen<sup>1</sup>, L. Ruckman<sup>1</sup>, S. Stanič<sup>2</sup>, K. Trabelsi<sup>1</sup>,  
T. Tsuboyama<sup>3</sup>, K. Uchida<sup>1</sup>, G. Varner<sup>1</sup> and Q. Yang<sup>1</sup>

<sup>1</sup>University of Hawaii, USA, <sup>2</sup>Nova Gorica Polytechnic, Slovenia,

<sup>3</sup>High Energy Accelerator Research Organization (KEK), Japan,


<sup>4</sup>H. Niewondiczanski Institute of Nuclear Physics, Poland,

<sup>5</sup>University of Tokyo, Japan

**HEP2005 Lisbon**

# Motivation for Pixels at Super B

SuperKEKB luminosity increase:  
 $L \sim 1.6 \times 10^{34} \rightarrow L \sim 5 \times 10^{35} \text{ cm}^{-2} \cdot \text{s}^{-1}$



**Conventional solutions  
(Si strips) will not work...**

Other alternatives include  
“striplets” and APV25 chip


1. Reduce SVD occupancy

Present : layer 1 of SVD


$\sim 10\%$  occupancy /  $200 \text{ Krad} \cdot \text{yr}^{-1}$

Upgrade: Super-Belle

$\sim 20 - 50 \times (?)$  expected increase



**Present:  
Belle SVD2**




# Natural alternative - Pixel type sensor

## Requirements


1. Low occupancy
2. Fast Readout Speed
3. Radiation Hardness
4. Thin Sensor
5. Full-sized detector prototype

## R&D steps




# Candidate: Monolithic Active Pixel Sensor

## Current DSSD



**Because of large capacitance, DSSDs thick -- MAPS can be made VERY thin**


## MAPS




## Key Features

- Thermal charge collection (**no HV**)
- **Thin** - reduced multiple-scattering,  $\gamma$  conversion, background  $\gamma$  target
- **NO bump bonding** – fine pitch possible (8000 x geometrical reduction)
- **Standard CMOS process** - “System on a Chip” possible (TSMC 0.35 and 0.25 $\mu\text{m}$ )


# Continuous Acquisition Pixel (CAP) Concept



# Correlated Double Sampling (CDS)




Frame 1 - Frame 2 =




8ms integration(CAP1)

- Leakage current Correction




~fA leakage current (typ)  
~18fA for hottest pixel shown


**Hit candidate!**



# *CAP1: basic operation confirmed in a test beam experiment at KEK*




Pixel chip:  $132 \times 48 = 6336$  channels



All LVDS digital I/O


300-600Mbaud link

Self triggering prototype




~1mm x 3mm






# CAP1/2 system overview



# KEK Beam Test: Correlated hits in all 4 layers




# Hit resolution measurement/UL




Residuals for 4GeV/c pions:  
**< 11µm** (in both planes)


# Radiation damage results



# Prediction of Peak pixel S/N vs Dose



# CAP2 – Pipelined operation





**3-transistor cell**

**8 deep mini-pipeline in each cell**

**132x48=6336 channels 50688 samples**

**10 $\mu$ s frame acquisition speed achieved!**




**Pixel size 22.5  $\mu$ m x 22.5  $\mu$ m**

# CAP3 – *Full scale* pipelined prototype


**5-deep double pipeline**

**TSMC 0.25 $\mu$ m Process**





36 transistors/pixel

5 sets CDS pairs



5 metal layers

# *CAP3 - sensor layout and scale*




928 x 128 pixels = 118,784

~4.3M transistors !

>93% active without active edge processing


# *CAP3 front-end readout test boards*




**F3 board**

- Laboratory testing of the **F3** frontend readout board is under way
- Working on the firmware

# *Test setup for CAP3 sensors*




# *CAP3 test system overview*




**All these components sit on a movable table**

# CAP3 based full detector concept




## Side view



**# of Detector / layer  $\sim 32$**

## End view




Double layer, offset structure




# Short-term Upgrade



Replace Layer 1 with CAP3 pixels  
Mechanically identical (drop in)




# Short-term Upgrade (2)




Reconfigured since last shown:  
Started detailed mechanical design –  
**Marc Rosen**


8 wide works



# Short-term Upgrade (3)



4 x 8 CAP3 basically spans  
Belle acceptance



32 CAP3/ladder  
6 ladders/L1 layer

22.8 Mpixel “camera”

20-30kBytes/event (after L3)

# *Summary: Critical R&D Milestones*

---

## 1. Readout Speed

100kHz frame rate, 10kHz L2 accept

10 $\mu$ s frame acquisition OK (CAP2), CAP3 to test 100 $\mu$ s frame readout

## 2. Radiation Hardness

$\geq 20$ MRad

Leakage current OK (CAP1), q collection efficiency TBD

## 3. Thin Detector

$\leq 50\mu$ m, double layer

50 $\mu$ m mechanical dummies, CAP3 to be thinned (SNF)

## 4. Full-sized detector

Span acceptance (reticle limit)

CAP3 fabricated – performance evaluation under way

# Backup material



# CAP3 DAQ

## New CPU card for DAQ:

from a slow 300 MHz PIII processor for CAP1/CAP2

to **2.2 GHz Pentium4** and neat **2.5" 100Gb on-board disk**  
(using Fedora Core 3 )

→improve the speed of data acquisition.

RAM

100GB disk



2.2GHz P4




# *“Fast” Intermediate Belle SVD2 L1 upgrade option*



Replace Layer 1 with CAP3 pixels  
Mechanically identical (drop in)



# *Belle SVD L1 upgrade*



R=7mm configuration: 6.6M channels

SVD L1 \* 40 background ~ few 100kBytes/event

→ With L3 SVX track match: ~few 10kBytes/event

# Irradiation: leakage current

